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ABSTRACT
 
This report analyzes the problem of configuration control given a multiprocessor 
environment. A key point in the analysis is the assumption that periodic changes in 
operational mode are desirable. Two modes of operation are considered: a Democratic 
Multiprocessor mode and a Triple Modular Redundant (TMR) mode. A feasibility 
approach to switching requirements associated with mode changes is developed. In 
conjunction with the necessary mode switching requirements, instructions to perform 
the switching operations are specified, including a prose description of the effect of 
particular instructions on the switching devices, and various mode status indicators 
are defined and derived from the voting mechanism employed in the Triple Modular 
Redundant operation mode. The use of various indicators is discussed and an approach 
to separation of transient and hard system failures is suggested. In addition, the 
approach outlines a method for locldng the system in a TMR mode in the event that 
failures are so prolific as to counter indicate a switch from the TMR mode back to 
the Democratic Multiprocessor mode. Conclusions are presented that estimate the 
switching time requirements based on the number of logic levels, and the number of 
gates necessary to perform the switching. Recommendations for further analysis 
and detailed specifications are made. 
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FOREWORD
 
The work reported herein was administered in the Systems Research 
,Branch, Computer Systems Division, Computation Laboratory, MSFC, with 
)Bobby C. Hodges assigned as Technical Monitor. In addition to his routine 
duties as Technical Monitor, Mr. Hodges has added significantly to our in­
sight into and understanding of related NASA programs through careful planning, 
coordination with in-house effort, and encouragement. 
SUMMARY 
This report outlines the architectural aspects of multiprocessor config­
uration control. Methods and concepts are developed to support the setup of 
arbitrary configurations given a specified capability for switching system 
elements. Three configurations, a democratic multiprocessor, dedicated 
"simplex, and triple modular redundant, are emphasized but feasibility for 
establishing a variety of other configurations is shown. 
Spares switching to replace failed system elements is outlined through 
the use of flow diagrams based upon a derived set of instructions. Complete 
configuration setup is similarly outlined. Based upon the methods depicted, 
estimates are given in the conclusion for various parameters that characterize 
the approach. Some of these are: 
o Number of instructions 18 
o Processor Replacement Time 27.5 usec 
o Memory Replacement Time . 42 gsec 
e Triple Modular Redundant Setup Time 415 Itsec 
o Multiprocessor Setup Time 229 jsec 
The functions of a Configuration Map and Switch Control unit are out­
lined. When these are combined with previously specified executive functions, 
the architecture and functional role of a system control unit (or executive 
controller) becomes apparent. Recommendations are made for further work 
to refine the definition of the executive controller and the SUMC processor 
role in communicating with the controller through primitives for process 
control and configuration control. 
PRECEDING PAGE BLANK NOT FILMED 
SECTION I. INTRODUCTION 
Appendix A states the scope of work that guided the effort resulting in 
this report. The major objectives were "metby the specification of a scheme 
for spares switching and configuration setup based upon an assumed bus 
structure and associated switching networks, triple modular redundant (TMR) 
networks, a derived set of instructions, and a configuration mapping scheme. 
No consideration was given to power supply control; all switching is 
performed with respect to signal lines with power assumed to be "on." 
Failure detection can result from the execution of appropriate diagnos­
tics, or switching to a TMR mode of operation on a periodic basis when 
operating in a high throughput mode. Diagnostics are not discussed, but a 
procedure for mode switching is developed along with TMR failure detection 
and spares switching. 
With respect to configuration optimization, 'best" (as used in the scope 
of work) is taken to mean either maximum throughput with.no internal redun­
dancy or internally redundant (TMR, dual, or time redundant simplex). A 
method for achieving an arbitrary configuration with these best characteristics 
is given. 
3 
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SECTION I. CONFIGURATION CONTROL SCHEME 
This section outlines the assumptions concerning allowable modes of 
operation, and develops and discusses a technologically feasible set of switching 
elements necessary to support mode switching. In addition, spares switching 
is considered and a feasible approach to replacement of failed modules by 
operable spares is outlined. The concept of voting loops is introduced and 
serves as the basis for a generic switching arrangement specification. 
A. Configuration Baseline 
Two problems are considered in the development of a scheme for 
configuration switching: 
o Replacement of failed modules by spares 
o Mode Switching between a democratic multiprocessor 
(DMP) mode and a triple modular redundant (TMR) 
mode. 
Block diagrams showing interfaces between various units are used as a basis 
for discussion of the concepts derived. In order to avoid confusion, it is 
necessary to discuss the functioning of these units with respect to one another, 
and show generic block diagram elements for each of the units considered. 
Specifically, memory units and processor units are discussed. Based upon 
the generic elements, a general configuration diagram for the democratic 
multiprocessor mid the triple modular redundant systems is outlined. A 
method for configuring spares is given as a basis for a discussion of spares 
switching. 
1. Memory Units. Figure I shows a generic memory element used 
tb depict memory units in configuration block diagrams. The memory unit is 
considered to have a register, designated in the element as BA, which con­
tains the memory element's bank address. For reasons to be made clear in 
subsequent text, the bank address register contents are specifiable under 
program control in contrast to the normal practice of manual entry through 
toggle switches or hard wiring. 
MR represents a memory register used to transfer data to one of P 
processing units such that the data represents the contents of a previously 
specified memory address. The set of address and control lines entering 
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the memory element are sometimes referred to as processor access ports. 
Thd address supplied by a processor includes the memory element word 
address and the bank address of the element being referenced by the processor. 
In addition, various control lines for specifying read/restore, clear/write, 
etc., are included in the address group. 
Operation of the memory element is assumed to take place as follows: 
A control line entering from one of the P processors corresponding to an arrow 
entering on the address side indicates that a memory reference is required; 
recognition of this control line by all memory elements causes them to gate 
the specified bank address into internal registers suitable for comparison with 
the contents of their respective BA register; a comparison match implies that 
the memory element is to perform a decoding operation on the remainder of 
the (word) address and gate the word contents into its memory register (MR); 
a bank address mismatch results in no action on the part of the memory 
element; when MR has been set to the addressed memory word contents, the 
memory element raises a control line to signal to the accessing SUMC proces­
sor unit that a read operation has been completed. In the case of a write 
operation, PRR contents from the appropriate accessing processor unit are 
gated into the memory element on the lines shown on the write side of the 
memory element. (The element is shown to have nominal read and write line 
widths of w bits each. This is possible if all control lines are included in the 
address group).
 
In the event that multiple processor units attempt to access the sane 
memory element simultaneously, the memory element will respond to the 
accessing processor whose line number is the lowest by scanning from 1 
through P consecutively. Higher numbered processor units are delayed until 
the lower numbered units are satisfied. 
2. Processor Units. Figure 2 depicts a generic SUMC processor 
element as it relates to a memory element. It shows that in order to commu­
nicate with memory, the processor element must specify the appropriate bank 
address as part of MAR. Under some conditions, it may be necessary for the 
bank address portion of MAR to be explicitly specified to a processor element 
under program control. This requirement'is analyzed in detail in subsequent 
discussions regarding TMR mode operations. The arrows going into and out 
of the SUMC processor element are typical and do not require explanation 
except to mention, as in the case of memory, all control lines are included 
in the MAR group. 
3. Configurations. Figure 3 is a block diagram consisting of 
generic memory elements and SUMC processor elements illustrating the 
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lumped data and control paths of a democratic multiprocessor system. The 
diagram is restricted to show only the lines necessary to support memory 
read and write operations initiated by the SUMC. Figure 4 represents a TMR 
configuration wherein Voting, Decision, and Switch Control (VDSC) logic is 
shown in the paths for address, read and write operations. SUMC processor 
and memory elements are shown such that each element is associated with a 
single TMR channel, and such that each channel represents a complete loop 
that does not overlap with either of the other two loops. In this particular 
figure, the following associations are depicted: 
o Processor 3 (P3) with TMR channel 1 (TI) 
o P1 with T2 
o P2 with T3 
* Memory number 2 (M2) with Tl/and thereby P3 
* M8 with T2/PI 
o M3 with T3/P2. 
- Although the processor elements shown in figures 3 and 4 are peculiar 
to the SUMC, it is clear that these diagrams are also representative of the 
w ring paths necessary to support memory read and write operations initiated 
from an input/output unit (IOU). The diagrams do not show the data routing 
and control loops associated with SU1MC to IO communications; the necessary 
switching and voting logic to support this loop is derivable from that developed 
to support the SUMC to memory operations. 
Therefore, the development scheme is as follows: -these figures are 
the basis for a development of the necessary switching and voting logic to 
support a data routing and control loop scheme that is generic in the sense 
that the general results can be applied to satisfy the requirements of other 
system loops. Although the resulting scheme may not be the most efficient 
for a particular combination of system elements, it is not the purpose of this 
report to perform a detailed design that is optimized for efficiency.... 
B. Spares Switching 
1. DMP Mode Spares. With regard to the configuration depicted 
by figure 3, the maximum number of memory elements that may be on-line 
at any given time is limited of course by the width of the bank address field 
of the memory address register of the SUMC (which is assumed to be the 
same as the width of the BA register contained in each memory element). 
Figure 5 shows a simplified version (read only, say) of what can be referred 
to as a "processor bus" scheme similar to that implied by the diagram of 
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figure 3. In this scheme, memory elements are connected to a set of lines 
associated with a particular processor element. Each memory access request 
on the part of the processor is accompanied by a specification of the memory 
bank that is to respond to the access request. In a scheme of this type, a 
large bank address field in the memory address register could be provided 
for, and the associated bank address register in each memory element could 
be made correspondingly large. It would be possible to attach 2n memory 
elements, where n represents the number of bits in the bank address. The 
distinguishing feature of the scheme shown in figure 5 is that the processor 
element is responsible for specifying the address of one of many memory 
elements attached to its bus. 
Figure 6 shows what may be referred to as a "memory bus" scheme 
wherein each memory element has a single access bus to which multiple 
processor units may be attached. In this scheme, the memory element must 
be responsible for addressing the appropriate processor element attached to 
its bus. 
The memory bus scheme obviously does not allow for simultaneous 
access of the memory element by multiple processors. On the other hand, 
the processor bus scheme, while it does not allow processor access to mul­
tiple memory elements simultaneously, can be structured to allow for multiple 
processor access to a single memory element simultaneously by phasing mul­
tiple memory element access ports to each processor bus such that contiguous 
word addresses are distributed across separate sub-elements within the mem­
ory element. Partly for the latter reason, but primarily for the reason that 
we are discussing what is essentially a von Neumann (sequential) processor 
organization, the processor bus scheme is the.favored approach. In the case 
of associative processing, the memory bus scheme can offer certain advan­
tages; combinations of the two schemes might even be attractive under some 
circumstances. 
Figure 7 shows a (memory read only) processor bus scheme for spares 
switching based upon a fixed set of B processor buses to which both processor 
and memory elements may be -connected under switch control. The switching 
actions make specific associations between fixed processor element plug-in 
positions and fixed memory element plug-in positions (and not the elements 
themselves). In this figure, the memory elements are represented by a 
generic plug position containing as many access ports as there are processor 
plug positions. It would be possible, of course, to have certain known mem­
ory plug positions which allowed access to a smaller number of processor 
plug positions. 
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Figure 8 illustrates a logic gate switch that will distribute n-bits of 
data (D) to one (or none) of three possible n-bit buses labeled A, B, and C. 
This switch will be referred to as an "n-bit lx3" switch. The symbology 
represented by "lx3" is intended to mean one set of input lines is connectable, 
through the use of enable/disable logic, to one and only one of three output 
line sets (or none). Similarly, 3xl means that there are three input sources, 
one and only one of which is selectable as output. No figure is shown for the 
3xl type switch since it is clear that it can be obtained by simply reversing 
the "and" gates, labeled "E/D" in figure 8.and the direction arrows, while 
keeping the enable flip-flops connected as shown. (Diode switching matrix 
networks could also be considered for selection and distribution.) 
Considering again only the read operation, it is clear that for each 
processor plug position, one a-bit lxB switch and one w-bit BxI switch is 
sufficient to connect each processor plug position to any one of the B bus 
positions on both the a-bit and the w-bit buses. If each memory plug position 
has P processor access ports, then each memory plug position requires P 
w-bit lxB switches and P a-bit Bxl switches. The total number of switches 
required is seen to be: 
o P a-bit lxB 
* P w-bit Bxl 
o M "Pa-bit Bxl 
o M'sP w-bit IxB. 
Several observations can be made on the basis of the discussion thus 
far. The first is that B should be greater than the maximum number of 
connected processor plug positions. That is, spare buses are desirable. It 
is also desirable to have more processor plug positions than the maximum 
allowable number of on-line processor elements. The same is true of 
memory plug positions. 
In a space station environment, it is possible for the number of on-board 
spares to exceed the number of available plug positions for any given type of 
element. In unmanned missions, each spare obviously corresponds to a unique 
plug position. In the (space station) case where certain plug positions may be 
vacant, it would be necessary to provide for an indicator associated with each 
plug position to show whether the plug position is vacant or not. 
Recalling that figure 3 shows separate buses for read and write opera­
tions, each w-bits wide, and that figure 7 represents only the read operation, 
it is clear that a considerable reduction in piece-part count can be realized by 
sharing the w-bit bus betweon the read and write functions. Of course, this 
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requires bi-directional bus amplifiers and controls, thereby complicating 
matters somewhat. In addition, TMR mode operations are somewhat compli­
cated by sharing. In the sequel, read and write buses will be kept separate 
and no effort is made to contrast the two approaches. 
2. TMR Mode Spares. Based upon the DMP spares switching scheme 
depicted by figure 7, several methods are available for inclusion of VDSC 
elements for support of TIVER mode operations. Figure 9 shows one such 
wherein the VDSC inputs are switched directly from the element output lines, 
and VDSC outputs are switched onto the appropriate processor buses. Figure 10 
shows the switch closures for this method associated with setup of the TMR 
configuration depicted in figure 4. This scheme implies that the VDSC asso­
ciated with the output of each element is located physically near groups of like 
elements in order to maintain short input lead lengths. Figure 11 indicates a 
method for overcoming the requirement for close proximity of VDSCs with 
their element types. In this figure, the VDSCs have both their inputs and 
outputs switched to processor buses. It is necessary, of course, to have a 
larger number of processor buses to support TMR mode operations with this 
method. 
Through the incorporation of the voting, decision, and switching control 
circuitry into the spares switching network required for DMP spares switching, 
a fairly uniform method for TMR mode spares switching is possible. That is, 
the controls for switching failed elements out and spare elements in are the 
same as those required to support spares switching for DMP operations. In 
addition, the scheme shown in figure 11, although it requires additional buses, 
allows for full testing of all elements and their associated bus switching 
networks. 
Figure 12 shows the final configuration control and mode switching 
setup for SUMC-memory read/write operations. In this diagram, three 
separate bus structures, one each for address, read, and write, are shown 
with a VDSC, having the appropriate bit-width, associated with each. 
3. DM3P Spares Switching Controls. 
a. System Map. Based on the configuration depicted in figure 7 
for DMP spares switching, table 1 shows a matrix representing an availability 
and configuration map that can be used to indicate all possible connections of 
elements to buses. Several indicators showing gross status of elements and 
buses are provided to assist as discussed below in program control of the 
switch networks. 
An element is considered to be disconnected (ED = true) if it is not. 
connected to one bus in each of the bus grbups. Thus, a processor connected 
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TABLE 1. AVAILABILITY AND CONFIGURATION MAP 
BUS NUMBERS 
ADDRESS READ WRITE 
BE B2" B BIB2 BE El112" BB ED EP EG 
4 ­
ccAl 
. -­pi - -~~ --- --- - --
:i;!!:".­ -- -----.
....
 
E0
 
0 R1
P W2_ 
~ ~~~~ .... .. ;" ...... "0 "..~~~~..,- - ; 
Hc Al 
_______• .-- :: .t___ 
pqA2 _ ___ 
P4 
0 -A 
N R1. .. 
W ......... ..... "
 
BG
 
ED: Element Disconnected BG: Bus Good 
EP: Element Plugged-rn BP: Bus Used by Processor 
EG: Element Good BM: Bus Used by Memory 
to only the address and read buses is considered to be disconnected. (This 
meaning is broader and less flexible than could be applied.) A column is 
provided to indicate whether an element is plugged-in or not. This could be 
implemented through use of a special pin in the plug, for instance, such 
that EP = true only when the plug position is not vacant. Finally, an element 
is considered to be good (EG = true) when it is not known to have failed'in 
some respect. 
The indicator (BG) specifying a good bus is interpreted in the same way 
as EG. Since this table and the associated switching have been given a high 
degree of connection flexibility, it is possible to have element connections to 
bus groups such that the bus numbers vary from one group to the next. That 
is, P1 could be connected to address bus B1, read bus B2, and write bus B3. 
In order to allow for rapid configuration control, additional indicators are 
provided to show the use of a given bus by a processor (BP= true) and memory 
(BM= true). 
Space for two maps is required: one, referred to as a setup map (SM), 
is provided as a working space that is used to build-up switch settings asso­
ciated with a configuration being formed thus preventing possible conflicts 
with the prevailing configuration; the second, referred to as the action map 
(AM), is provided to record the current switch settings thus permitting a 
"copy" capability, and to save the status information outlined above. Once the 
SM has been formed for a specific configuration, its contents, indicating 
'desired switch settings, is conveyed to the switch control logic for switching 
action and retention in the appropriate AM space. 
Certain instructions are specified below for the purpose of indicating 
specific switch connections. These instructions initially operate on an empty SM 
space by setting the appropriate SM bits indicating the desiretcconnectipns." Other 
instructions are defined for the purpose of sensing the status indicators dis­
cussed above. These instructions sense the indicator bits associated with the 
AM space. There are no status indicators (ED, EP, etc.) associated with the 
SM. Finally, an instruction is defined for the purpose of initiating the switch­
ing'action implied by the bit pattern of the SM after which the contents of the 
SM replace the contents of the AM; upon replacement, the SM space may be 
cleared (for future configuration establishment), -after which, control of all 
connected processors is transferred to a specified location. 
The AM is envisioned to be contained in a scratch memory that is 
firmware accessible only. - The SM space may also reside in scratch memory
'if speed is important; main memory could be used otherwise. Since the storage 
of information placed into both SM and AM is performed by micro-orders 
rather than direct main memory code, the layout of table I can be considered 
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as merely representative of the actual format which should be determined 
in such a way as to optmize firmware logic. This is a trade study area. 
Since the action-map contains all of the information indicated in table 1, 
whereas the setup map contains -that subset of table 1 exclusive of ED, EP, 
EG, 1G, BP, and BM,SM is not shown as a separate table, and discussions 
that follow will not distinguish between the two maps except'where an ambiguity 
may arise. 
With the understanding that connections exist only for address lines to 
address buses, read lines to read buses, and write lines to write buses, it 
is possible to reduce the map to a more condensed form as shown in table 2. 
This eliminates the shaded areas of table 1. The resolution potential of the 
ED status indicator is reduced by the condensation but the meaning outlined 
above is unchanged. 
b. Configuration Control. The system map discussed prev­
iously is used under program control to construct various system configura­
tions, and to assist.in the replacement of spares when they exist. Several 
illustrations of operations that can be performed are provided here. In order 
to support these operations, a set of instructions is derived. The use of these 
instructions is indicated in the illustrations. 
A feasible approach to setting up a class of configurations, one of' 
which is the democratic multiprocessor configuration discussed previously, is 
shown in figure 13. The general scheme for configuration setup assumes that 
at least one processor element and one memory element are connected to a 
triple (one bus each address, read, and write groups) of buses to support 
program execution. This connection could be accomplished through the use 
of a cold-start or boot loading action. Reference is made to a boot processor 
and boot memory accordingly. The cold-start operation is assumed to result 
in an ultimate transfer of control to the "CONFIGURE" entry of figure 13. 
This routine first locates a triple of good, disconnected buses that will serve 
as a processor bus. Next, a good processor is identified andconnected.to. 
the bus triple. -
At this point a test of configuration-type is made. Figure 14 shows the 
operations performed in order to establish a democratic multiprocessor 
configuration having the maximum number of processors and memory elements 
connected as shown in figure 3. Figure 15 illustrates the operations performed 
to establish a multipl&6simplex configuration wherein all operable processors 
are connected in such a way that each accesses a single memory element ex­
clusively. Other configuration types are possible but not shown. 
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When there are no additional buses or processors that can be connected 
to act as part of the configuration, switching is'invoked and control transfers 
to an executive routine to initiate task processing. This procedure, which 
would include setting the bank addresses for all memory elements in use, is 
not illustrated because of the variety of operation possibilities. 
Figure 16 illustrates memory spare switching making use of the derived 
instructions. It is assumed, as indicated in the figure, that the number of the 
bad memory plug position and the bank address of the bad memory element is 
known at the time of transfer to the memory spare switching algorithm. 
Figure 17 illustrates processor spare switching wherein the number of 
the bad processor plug position is known. As noted in the figure, it might be 
desirable, in the case where no spare processor is available, to disconnect 
each memory element's access port from bus triples associated with the bad 
processor.
 
c. Instructions. The instructions specified in table 3 are a 
result of analysis of the requirements associated with the'algorithms for 
configuration control and spares switching illustrated in figures 13 through 17. 
For the most part, the table contains sufficient explanation to illustrate the 
functional nature of each instruction. The table indicates which map (acnion or 
setup) is affected by each instruction where appropriate. 
It should be noted that if a strict (hard wired) association is made among 
bus triples (i. e. selection and distribution switch elements are "ganged" to­
gether such that a switching action to connect an element to, for instance, an 
address bus will also connect the element to specific read and write buses), 
considerable simplification in the instructions and arguments is possible. Two 
of the columns of bus types in table 2 could be eliminated resulting in a single 
column for each bus triple. If, in addition, a hard wired association is made 
between processor elements and memory access ports, an additional level of 
simplification would be possible. These simplifications are not shown in this 
report; they are considered to be subject matter for future trade studies aimed 
toward achievinag a good balance between flexibility and complexity. 
4. TMR Spares Switching Controls. In order to establish a rationale 
for spares switching while operating in the TMR mode, a method for determin­
ing which element failed and for signaling a spares switching routine is outlined 
below. This method and the associated signaling mechanism then becomes the 
basis.for spares switching. Majority voting and disagree detection is first 
reviewed. Then a method is outlined wherein the results of detecting a dis­
agreement is used to make a decision as to whether certain specified actions 
are to be taken. Indicators set by the decision logic will then be used to 
control spares switching. 
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TABLE 3, DMN41 CONFIGURATION CON TROL INSTRilUCTIONS 
Instruction 
'MeaningMap 

Op Code Arguments
 
SM* SIP. PP, AB, Switch-in processor element located in plug position PP connecting it 
RB, WB to address bus number AB, read bus number RB, and write bus num­
ber WB. 
SM SIM 	 MM, AN, Switch-in memory'element located in plug position MM connecting its' 
AB, RN, address port number AN to address bus number AB,'its read port. 
RB, WN, number RN to read bus number RB, and its write port number WN to 
WB write bus number WB. 
AM SOP PP Switch-out processor element in plug position PP disconnecting it 
B 'from 
if B = 00, all buses, 
-- --- -- - -... 	 if B = 01, address bus only,
 
if B = 10, read bus only, or
 
if B = .11, write bus only.
 
Switch-out memory element 	in plug position MM disconnecting it fromAM SOM MM 
B if B = 00, all buses, 
A if B = 01, address bus. only, 
if B = 10, read bus only; or 
if B = 11, write bus only, 
at its access port number, 
if A = 0; all ports, otherwiseonly that port specified by A 1 0. 
SMB 	 MM Set the bank address of the memory element located in plug position 
BA MM to contain BA. 
con-AM SPC PP 	 Senseprocessor-connect status; if processor plug position PP is 
nected to a set of buses (i. e. , ED [PP]* is false), skip, the next in­
struction. (When a processor plugposition is vacant, it is assumed 
that it is disconnected from all buses. The disconnect operation 
% .. ........ should occur automatically upon manual unplugging or under program... .. 

. . . - " control.)
 
I'The functional notation X [Y] is read "property X of thing Y" or, simply, "X of Y. 
'Y 
TABLE 3. DMP CONFIGURATION CONTROL INSTRUCTIONS (Continued) 
Map Instruction Meaning 
Op Code Arguments 
AM .SPP PP 	 Sense processor-plugged-in status; if processor plug position PP has 
an element plugged in (i. e., EP [P] is true), skip the next instruction. 
AM SPG PP 	 Sense processor-good status; if processor plug position PPhas a good 
element plugged in (i.e., EG [PP] is true), skip the nextinstruction. 
AM SMC MM 	 Sense memory-connect status; similar to SPC. 
AM SMP MM 	 Sense memory-plugged-in status; similar to SPP. 
AM, SMG MM 	 Sense miemory-good status; similar to SPG. 
AM SB 	 B Sense bus-good status; if bus number BN in bus group 
BN if B = 00, all bus groups, I 
if B = 01, address only, I 
if B = 10, read only, I 
if B = 11, write only .. . .. I 
is marked good (i. e., BG [BN] is true), skip the next instruction. 
Note: If B = 00, the test is made on BC [BN] address BG read" 
and BG [BN] write' In other words, bus BN in all three groups must 
be good to cause 	a skip. 
AM CMM 	 Ml Connect Memory-Memory; connect memory plug position Ml as indi-
M2 cated in the Action Map for memory plug position MZ. 
AM CPP 	 P1 Connect Processor-Processor; connect processor plug position Pt'as 
P2 indicated in the Action Map for processor plug position P2. 
Switch and jump; transfer Setup Map information to the switch controlSM/ SWJ 	 A 
AM BA logic for switching and save 'it in the Action Map. Status indicators 
are set in AM to show associated connections and SM is cleared. Con-
S': trol of all connected processors is transferred simultaneously to 
memory location A of the memory element whose bank address is BA. 
a. Vote Logic and Disagree Detection. Figure 18 depicts a 
logic network that will output a majority vote (upper portion of figure) based 
upon three inputs denoted as cl, c2, and c3 for the i-th bit. Inset A shows a 
block diagram symbol, denoted as V, that produces an n-bit majority, lIM, 
given the three n-bit channels of input Cl, C2, and C3. 
Shown in the lower portion of figure 18 is a network that will result in 
a true value for that channel presumed to be in error when a disagreement 
exists. The.error for the i-th bit is designated in the diagram for the j-th 
channel as ej. Inset B shows a block diagram symbol, denoted VD, for the 
combined majority vote and disagree detection logic. 
The disagree detection logic could be based upon the use of exclusive-or 
components, of course. However, while the number o'f gates is comparable, 
an additional level is required if an exclusive-or is considered to be a higher 
level logic component based upon "and" and "or" gates. 
The network of figure 18 is based upon the truth table and Boolean 
equations shown in table 4 for majority vote and disagree detection. 
b. Decision Logic. Based upon the n-bits specifying a dis­
agree for each of the three channels,- a decision can be made as to whether 
switching should be invoked. Clearly, there are numerous ways to make such 
a decision. A particular way is discussed here as a basis for control require­
ments. 
Referring to the disagree detection logic of figure 18, we note that if 
S--1,then el - 0 for k / j, unless the logic has failed.. :Assuming that 
the logic is good, and letting 
- 1+ e2 + ... +e, for j=, 2, 3, 
then Ej = Ek = 1 for j $k, implies at least two different bit positions in channels j and 
k have failed. Further, if E1 = E 2 = E 3 = 1, then at least threedifferent bit positions 
in channels 1, 2, and 3 have failed. Either of these conditions means that two 
or more of the three participating channels have failed; that is, they cannot be 
reliably operated in simplex or dual-reduifdant modes. Of course the errors 
could be transient. In any case, a mode change while such failures are prev­
alent is contraindicated and a variable, L, is therefore defined to signal this 
condition. L might be used to lock the system in a TMR mode. Another 
valid approach might be to use the variable L to start a counter to count 
consecutive double or triple failures for the purpose of separating transient 
from solid failures.. A similar result based upon a different approach might 
be to use L to set a clock for, say, one second to allow a burst of transient 
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MAJORITY VOTE'AND DISAGREE DETECTION LOGIC 
TABLE 4. TRUTH TABLE AND BOOLEAN EQUATIONS
 
FOR MAJORITY VOTE/DISAGREE DETECTION 
TRUTH TABLE BOOLEAN EQUATIONS 
VARIABLES STATES 
01'23 456"7 
C1 0 10 1 0 10 1 
C2 0 0 11 0 0 1 1 
C3 0000 1111 
In 0 0 0 1 0 1 1 1 CI1C2+Cl'C3+C2C3 
el 0 10 0 0 010 CI'C2"C3 +C-P'C2"C3 
e2 0 0 1 0 0 10 0 EI2"C3 +CI'C2"C3 
e3 0 0 0 1 100 0 CI'C2"C3 +CI'C2"C3 
C1 - Channel I input 
C2 - Charnel 2 input 
03 - Channel 3 input 
m - Majority 
el - Error in channel 1 
e2 - Error in channel 2 
e3 - Error in channel 3 
CS
el
 
errors related to physical phenomena to subside. If L is true after the clock
 
expires, the errors might be considered to be solid.
 
Table 5 gives a truth table and Boolean equations for the decision net­
work shown in figure 19. The inputs consist of n-bit error indicators from
 
- each of the three channels. Outputs are L, which is simply a majority vote 
on the OR'ed error bits, S, an indicator that an error in one and only one of 
the channels has occurred, and R1, R2 , and 1R3 , which are used to designate 
the channel in error. All outputs are single bit. 
c. Combined Vote, Decision, and Switch Control. Combining 
the networks of figure 18 and 19, figure 20 depicts the components sufficient 
to perform TIVIR voting, disagreeing channel detection, switching decision 
logic, and element performance status indicators that can be used by an exec­
utive routine or digital logic to switch spares or influence configuration mode 
switching. This network is denoted in the inset as VDSC where three channels 
of data originating at a system element, such as the SUMC memory address 
register, are shown entering on the left side and exiting in majority vote form 
on the right side for distribution to the next system element, such as memory. 
Single bit indicators as discussed above are shown leaving the top of the box. 
Note that the network of figure 20 makes use of both the majority vote alone 
(V) and the majority vote with disagree detection (VD). 
While it is not the purpose of this report to develop a philosophy for 
spares switching decisions, a brief discussiofl is in order. Switching could be 
invoked on the basis of either S or L. Since S indicates single channel errors 
while L indicates multiple channel errors, they should be treated differently 
in any decision concerning switching. In contrast to the procedures outlined 
previously, S could be used to'start a count of consecutive errors on a given 
channel. Switching the offending element on a channel might then be based 
upon the occurrence of consecutive errors rather than a single error. Pro­
vided good spare elements are available, intuitivelyit seems that no harm
 
is done by leaving a failing element in the TMR configuration since majority
 
voting cancels most errors. On the other hand, concern over the system's
 
viability increases when L is true. L may therefore be considered as the 
controlling variable regarding switching. If this is the case, it is clear that 
at least two failing elements should be replaced; it is not clear what action 
should be taken when all three elements are failing. Obviously, if sufficient 
spares are available, a complete change of all elements could be made. How­
ever, it is suspected that L will be !'on" either as a.result of transient failures 
throughout a given mission or as a result of a general decay in system perform­
ance in the terminal stages of a long-duration mission. While transient failures 
will, more or less, take care of themselves, a radical methodology, such as 
"thrashing switch.action," will be required in the latter case. Thrashing 
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TABLE 5. DECISION NETWORK TRUTH TABLE 
AND BOOLEAN EQUATIONS 
TRUTH TABLE BOOLEAN EQUATIONS 
VARIABLES STATES 
0123 4567 
E1 0 1 0 1 0 1 0 1 
E2 0011 00 11 
E3 0000 1111 
S 0 1 1 0 1000 RI+R2+R 3 
R0 1 0 0 0 0 0 0 EIE2E1 
R2 0010 0000 EE 2 E3 
R:3 0 00 0 10 0 0 E1.E2.E 3 
L 0 001 0 111 El'E 2 +EIgE 3 +E 2 --E3 
E 1 - Or of n-bits denoting errors in channel 1.
 
E2 - Or of n-bits denoting errors in channel 2.
 
E3 - Or of n-bits denoting errors in channel 3.
 
S - Signal or Switch.
 
R1 - Channel 1 Error.
 
R2 - Channel 2 Error.
 
R3 - Channel 3 Error.
 
L - Lock. Majority of channels have errors.
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switch action refers to an approach based upon treating previously failed and 
replaced elements as valid spares. For example, if a given jump operation 
cannot be performed by any of the three SUMCs comprising the TMR config­
uration, it may be possible to find two previously failed spares that can 
perform the jump. Or, one previously failed spare might be found-that could 
correctly agree with one of the others. After the jump operation has.been 
performed, it may also be that the next operation cannot be performed by the 
pair of processors that accomplished the jump operation. In this case, spares 
comprised of the same components which were previously switched out may be 
switched back in and successfully accomplish the next operation. ­
d. Configuration Control. All of the elements shown in the 
configuration control and mode switching diagram of figure 12 have been dis­
cussed and approaches to functional performance have been outlined from a 
feasibility point of view. The system map of table 2 is expanded to include the 
VDSC elements required for TMR mode operations in table 6 which outlines the 
additional system map entry formats. 
- Three additional columns in the supplement to the system map are in­
cluded to contain condition indicators associated with RI, R2, R3, S, and L as 
developed in figure 20. These condition indicators apply, of course, only to 
the input triples Ti; T2. and T3 as shown in table 6. The intersection of 
column R with row T1 represents R1, the intersection of column R with row T2 
represents R2, etc. When a R indicator is turned on by a VDSC, the action 
map can be searched on the corresponding VDSC bus column to find the element 
connected to the same bus. This element is the offending element and is there­
fore a potential candidate for replacement by a spare. The searching operation 
to identify the connected element would be simplified if the action map has 
certain associative features that could provide the identification 6f the element 
connected to a given bus upon request. 
Table 6 can be compressed in much the same way as was table 1. 
Table 7 represents a final system map including the compressed table 6 
information. Notice that it is necessary to retain R, S, and L indicators in 
uncompressed form. 
Based upon the TMR mode spares cbncepts discussed thus far, figure 21 
outlines a program flow for setting-up a TMIR configuration and switching 
accordingly. Table 8 provides a-matrix showing the resulting connections. 
(This matric could be stored for use as an aid in spares switching eliminating 
the bus search discussed above.) 
The algorithm of figure 21 recognizes that there may be a lack of 
sufficient buses or elements of various types required to establish a TMR 
configuration. Therefore, tests and flow control.branches are depicted that 
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TABLE 6. TMR CONFIGURATION SYSTEM MAP SUPPLEMENT 
BUS NUMBERS 
ADDRESS READ } WRITE 
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TABLE 7. FINAL SYSTEM MAP 
BUS NUMBERS 
ADDRESS IREAD WRITE 
IB11 . I BB BI ... JBB ED EP EGP1 
o Pli ... ... 
C)Pp 
.0 0 
rXI P 11 I ..... 
HPP 
"" 
...... 
ADDRESS READ 
RrSTLTIS LEL 
WRITE 
R SA 
Z' TI 
O TI 
AD TZ 
01OT3 
BG I...... 
ED: Element Disconnected R: Frror(s) in TMR channel TI, 
EP: Element Plugged-In TZ, or T3 
EG:' Element Good S: Single Channel Error(s) 
BG: Bus Good L: Multiple Channel Errors 
BP: Bus Used by Processor 
BM: Bus Used by Memnory 
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TABLE 8. 	 ELEMENT AND VDSC CONNECTIONS TO BUSES 
RESULTING IN A TMR CONFIGURATION 
BUSES 
VDSCls A B RB WB ELEMENTS 
TI A [i1 w [L] Pi 
Z TZ 2 2 P2 
T3 3 3 P3
 
TI 4 4 Ml
 
5 MZO TZ 5 
T3 6, 6 M3 
Ti RIll Pl 
D TZ 2 P2 
q T3 3 	 P3. 
[4 
TI 4 M! 
TZ 5 M2 
T3 6 M3 
AB: Address buses 
RB: Read buses 
WB: Write buses 
A: Array of six address buses 
R: Array of six read buses 
Wr: Array of six write buses 
indicate how an attempt to establish a TMR configuration can be made to result 
in the establishnent of a dual modular redundant system or a simplex system 
which could provide time redundancy through multiple calculations. All details 
are not shown; however., there is sufficient flow logic to indicate the necessary 
steps. 
If the identity of a failed SUMC or memory is known, the flow logic of 
figures 16 and 17 is sufficient to accomplish spares switching in the TMR mode 
with certain restrictions. Based on the memory spare switching scheme of 
figure 16, a TIVIR spare memory should be designed such that it will ignore 
access requests for as long as it takes to execute the SOM shown below label A. 
That is, after the spare memory has been connected and its bank address set, 
it should ignore access requests for a delay time equivalent to the execution 
time of the SOM. This allows the SOM instruction to be fetched from all TVR 
memories that are connected with the exception of the newly connected spare. 
If the delay is not incorporated in memory elements, it is clear that a problem 
arises due to the fact that two memory elements are connected to the same 
bus during execution of both the SMB and the SOM instruction of figure 16. A 
similar consideration must be given in the case of processor spare switching 
as shown in figure 17. That is, after the CPP instruction which connects the" 
spare SUMC has been completed, the SUMC must delay fetching instructions 
for the time required to execute the SOP instruction shown below label A of 
figure 17. 
The status indicators R, S, and L are associated only with the action 
map as is the case with all other such indicators. On the other hand, the bus 
connections for the VDSCs are associated with both the setup map and the 
action map. In order to show the use of the failure indicators 1R, 5, and L, 
figure 22 is provided as an illustration of program.controlled response to the 
setting (interrupt?) of an S or L. The algorithm shown tests the various 
indicators to determine which elements are indicated as having failed. These 
elements are replaced through the use of spares switching procedures outlined 
in figures 16 and 17. The information contained in table 8 may be referenced 
with regard to figure 22 in order to identify element plug positions and perform 
the indicated replacements. 
e. Instructions. As a result of the considerations outlined in 
figures 21 and 22 and the additions to the system map, the instructions depicted 
in table 9 are suggested. They are sufficient to accomplish TMR configuration 
control and spares switching. The format of table 9 is the same as that of 
table 3. Recalling that figure 2 indicated the possibility of a special bank 
address register for processor elements, it can now be stated that such a reg­
ister is not necessary on the basis. of sufficient configuration control capability 
without it. 
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FIGUitE 22 
USE OF TAR FAILURE INDICATORS 
TABLE 9. 
Map Instruction 
Op Code Arguments 
SM 
AM 
SIV 
SOV 
Y 
ITI 
ITZ 
IT3 
OTI 
OT2 
OT3 
V 
T 
AM LFI HIl 
TMR CONFIGURATION CONTROL INSTRUCTIONS 
Meaning 
Switch-in VDSC. The VDSC in plug position V is connected as follows: 
input Ti to bus ITl 
input T2 to bus ITZ 
input T3 to bus IT3 
output TI to bus OTI 
output TZ to bus OTZ 
output T3 to bus OT3. 
Switch-out VDSC. The VDSCin plug position V is disconnected from 
its buses as indicated by T: 
if T = 01, input TI only, 
if T = 10, input TZ only, 
if T = 11, input T3 only, 
if T = 00, all. input and output. 
Load failure indicators. The R, S, and L status indicators for all 
bus sets are loaded into register RI for program testing (no 
specific field format considered at this time). 
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C. Mode Switching 
It is clear at this point that no special consideration needs to be given 
to the problem of changing the operational mode from DMP to TMR, or from 
TMR to DMP. It is assumed that control programs in either mode will be 
aware of requirements to change the configuration mode at the time such a 
change is necessary. This being the case, it is sufficient to transfer control 
to the DMP configuration setup procedure of figure 13 or the TMR configuration 
setup procedure of figure 21 at the appropriate time. 
The simplicity of mode switching under the concepts outlined herein 
hinge primarily upon two factors: 
o 	 The use of two system maps, one for setup and the other 
for dynamic configuration recording and maintenance, and 
o 	 The switch and jump instruction which accomplishes the 
actual switching operations and transfers control of all 
connected processors. 
In the 	case of TMR configuration setup, the jump and switch instruction must 
have 	the facility for synchronizing all processors beginning with the fetch 
operation for the first instruction executed in the TMR mude. 
One of the major benefits of configuration control as outlined herein 
is that setup maps for various configurations can be predetermined and stored 
in main memory for future use. For instance, setup maps for configurations 
having a variety of reliability or throughput characteristics could be stored in 
such a way that a table search could be made to obtain the setup map for a 
configuration exhibiting a required reliability, power consumption, or through­
put. A capability for structuring setup maps in-flight would also be of great 
value in overcoming low probability contingencies. Such a capability is easily 
implemented. 
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SECTION III. CONCLUSIONS 
The report outlines schemes for configuration control, including spares 
switching and mode control. They are believed to represent a feasible approach 
to the dynamic control of a multi-element system including internally redundant 
modes of operation. Based upon the logic networks outlined, and instruction 
repertoire and flow diagrams developed, the following derived parameters 
characterize the overall method: 
a 	 Number of DMP configuration setup instructions - 46 
Maximum DMP configuration setup time - 30P+SM+7** = 229 gsec* 
'_Q 	 Number of TMR configuration setup instructions - 127 
Maximum TMR configuration setup time - 18B+8(P+M)+203 = 415 gsec 
o 	 Number of processor replacement instructions - 14 
Average processor replacement time (search 1/2) - 4.5P+5 = 27.5 psec 
o 	 Number of memory replacementinstructions - - 15 
Average memory replacement time (search 1/2) - 4.5M+6 = 42 psec 
-Number of logic components to support switchingo 
Gates - B(3P[M+11 +[PM+7i [a+2w] +18) = 29,682 
Flip-flops - 3B(P[M+1] +6) = 918 
o 	 Number of logic components to support TMR -
Gates - 59(a+2w)+99 = 6,117 
Flip-flops - .15 
o 	 Estimate of number of logic levels -
Data: DMP- 4 
TMR - 12 
Switching: 	 DMP - 9P(M+) = 405 
TMR - 162 
* 1 psec average instruction time 
**P = 5 SUMCs 
M = 8 Memories
 
B = 6 Buses
 
a =34 bits
 
w = 34 bits
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o 	 Number of special instructions to support config­
uration control - 18 
* 	 Minimum number of buses (processor/memory only) 
Address - 6 
Read - 6 
Write - 6 
The approach taken in the development of the various controls is a 
somewhat generalized approach in that very few simplifications of a pragmatic 
nature are made. It is felt that such simplifications should be the result of 
appropriate trade studies which are beyond the scope of this effort. Many 
simplifications may be made in the instruction repertoire outlined. These 
are mentioned in the report in proper context. The instruction repertoire is 
not dependent upon the details of the mechanization of switching as depicted in 
the report. On the other hand, the repertoire is heavily dependent upon a 
flexible busing structure and upon the concept of a dual system map such as 
outlined herein. Should either of these features be significantly altered from 
the baseline approach, it is likely that revisions in the instruction repertoire 
will be necessary. 
The SUMC processors must all be capable of executing the derived 
instruction repertoire. No problem arises with regard to the setup map in 
that each processor can contain local scratch memory for this purpose. How­
ever, there can be only one space for the action map which is common to all 
system elements. Status lines must be available at each processor for sensing 
action map indicators. Also, lines must be available for the transfer of SM 
data to the AM. 
Therefore, a single device is required to contain the action map and 
perform the necessary switching operations. This device is referred to as 
the Configuration Map and Switch Control (CMSC) unit. 
If the CMSC is also allocated the function of synchronizing the SUMC 
processors when the SWJ (Switch and Jump) instruction is executed, then no 
processor-to-processor communications is necessary to support configuration 
control. 
SECTION IV. RECOMMENDATIONS 
It is recommended that the concepts outlined herein be evaluated for 
feasibility by comparison with contrasting approaches to configuration control. 
It is also recommended that the approach be considered as a weighted forcing 
function to be used in trade studies oriented toward developing the busing 
structure associated with the SUMC multiprocessor development effort. 
Further, it is recommended that micro-order logic diagrams sufficient 
to implement the instruction repertoire outlined herein be developed and used, 
along with the characterizing parameters listed in the conclusions, to bound 
the complete method in terms of read only memory requirements, scratch 
pad memory requirements, and instruction execution times. 
Because of the large potential reduction in piece parts, sharing a set 
of buses between read and write memory operations should be examined. 
Also, if read only data and/or instructions could be lumped into a.set of 
common memory banks, no write lines (or write buses) would be required 
thereby offering considerable reductions. This contingency should be borne­
in mind for future use. 
The details concerning switching and voting with an IOU should be 
developed to complete the set of requirements. The methods outlined in this 
report are applicable and will simplify the task. 
Finally, the.CMSC (Configuration Map and Switch Control unit) should 
be functionally designed to determine the optimum AM (Action Map) structure 
and logic for switching, status reporting, and SUMC synchronization. It is 
felt that these functions should be combined physically with the software and 
trap support functions outlined in reference 1. The combination then constitutes 
a single separate system control unit that performs all of the following functions: 
* Configuration Mapping 
* Configuration Switching 
o Configuration Status Reporting 
o Process Dispatching
 
e Process State Error Analysis and Recovery
 
o Process State Transition Monitoring 
• Job Stack (Ready List) Manipulation 
o Adaptive Configuration Determination 
1. 	 Kennedy, J. R.: Spceborne Computer Executive Routine Functional 
Specification'- Volume III: Executive Routine Primitives and Process 
Control - Final Report prepared under contract NAS8-24930, Computer 
Sciences Corporation, March 1971. 
51 
PREoDN G PAGE BTLANI( NOT FLMED 
APPENDIX A. SCOPE OF WORK 
CONFIGURATION CONTROL TASK 
(Job M10050, I March 1971) 
.Purpose 
The purpose of this task is to analyze the problem of control of the 
availability of hardware units (modules) in a multiprocessor computer config­
uration. The requirement in real time space systems for failure tolerant 
operation necessitates a highly flexible scheme for detecting and isolating 
module failures, verifying the failure, switching good modules online and bad 
modules offline, initiating testing procedures, }managing the substitution of 
Line Replaceable Units, etc.. A configuration control capability can be an 
integrated collection of capabilities and operational schemes to accomplish 
some or all of these functions. This task will specify the required capabilities 
in the case of a multiprocessor system in a space (high reliability, real time) 
enviromnent, and develop approaches for implementing the capabilities on the 
SUMC. 
Approach 
The method of accomplishment will be to develop a set of features that 
are desirable for constitution of the configuration control capability. The 
features will then be used to develop an integrated description and method of 
operation. These will then be characterized by their major points of importance 
and played against the SUMC architecture in order to derive an implementation , 
scheme consisting of any necessary special instructions, processor-to-processor 
intercommunications, register and memory organizations, or special control 
devices and paths. All findings will be detailed in a final report and optional 
slide presentation. 
Plan 
The present plan is to meet with cognizant S&E-ASTR-C personnel in 
order to determine the functions desired of the configuration control capability. 
This meeting is optional in that a set of functions can be assumed as foll6ws: 
(5 Power on/off, 
o Switch online/offiine,
 
a Switch idle/executing,
 
* Switch idle/self-test, 
'53 
o Detect failure, 
o Maintain configuration map, 
o Transform from map1 to maP2 , 
* Determine "best" map, 
o Switch modules to conform to a map, 
o Bootstrap/cold start, and 
o Derivatives to be determined. 
The meeting should be of a steering nature and is therefore recommended. 
The latest documented architecture of the SUMC will be ascertained in order, to 
avoid developmental conflicts. CSC will assume an informal working relation 
exists. 
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